ISSN (Online) : 2456 - 0774

Email : ijasret@gmail.com

ISSN (Online) 2456 - 0774

CHIP DESIGN FOR TURBO ENCODER MODULE FOR INVEHICLE SYSTEM

Abstract

Abstract: This work studies design and implementation of the Turbo encoder to be an embedded module in the in-vehiclesystem (IVS) chip. Field programmable gate array (FPGA) is employed to develop the Turbo encoder module. Both serialand parallel computations for the encoding technique are studied. The two design methods are presented and analyzed.Developing the parallel computation method, it is shown that both chip size and processing time are improved. The logicutilization is enhanced by 73% and the processing time is reduced by 58%. The Turbo encoder module is designed,simulated, and synthesized using Xilinx tools. Xilinx Zynq-7000 is employed as an FPGA device to implement the developedmodule. The Turbo encoder module is designed to be a part of the IVS chip on a single programmable device

Full Text PDF

IMPORTANT DATES 

Submit paper at ijasret@gmail.com

Paper Submission Open For December 2021
UGC indexed in (Old UGC) 2017
Last date for paper submission 30th January, 2021
Deadline Submit Paper any time
Publication of Paper Within 01-02 Days after completing all the formalities
Paper Submission Open For Publication /online Conference 
Publication Fees Rs.1000  ***                                  Free for PR Students