ISSN (Online) : 2456 - 0774

Email : ijasret@gmail.com

ISSN (Online) 2456 - 0774

LOW AREA HIGHSPEED COMBINED MULTIPLIER USING MULTIPLEXER BASED FULL ADDER


Abstract

Abstract:-In Digital Image Processing, Median Filter is used to reduce the noise in animage. The median filter considers each pixel in the image and replaces thenoisy pixel by the median of the neighbourhood pixels. The median value iscalculated by sorting the pixels. Sorting in turn consists of comparator whichincludes adders and multiplier. Multiplication is a fundamental operation inarithmetic computing systems and is used in many DSP applications such as FIRFilters. The adder circuit is used as a main component in the multipliercircuits. The Carry Save Array (CSA) multiplier is designed by using theproposed adder cell based on multiplexing logic. The proposed adder circuit isdesigned by using Shannon theorem. The multiplier circuits are schematised andtheir layouts are generated by using VLSI CAD tools. The proposed adder basedmultiplier circuits are simulated and results are compared with CPL and othercircuit designed using Shannon based adder cell in terms of power and area andthe intermediate state involved in the circuit is eliminated. The proposedadder based multiplier circuits are simulated by using 90nm feature size andwith various supply voltages. The Shannon full adder circuit based multipliercircuits gives better performance than other published results in terms ofpower dissipation and area due to less number of transistors used in Shannonadder circuit.

Keywords:Half adder, Arraymultiplier, Booth’s Multiplier, Vedic Multiplier, Vedic Mathematics.


Full Text PDF

IMPORTANT DATES 

Submit paper at ijasret@gmail.com

Paper Submission Open For April  20212
UGC indexed in (Old UGC) 2017
Last date for paper submission 30th April, 2022
Deadline Submit Paper any time
Publication of Paper Within 01-02 Days after completing all the formalities
Paper Submission Open For Publication /online Conference 
Publication Fees  
Free for PR Students