ISSN (Online) : 2456 - 0774

Email : ijasret@gmail.com

ISSN (Online) 2456 - 0774

NOVEL DESIGN OF 32-BIT ASYNCHRONOUS (RISC) MICROPROCESSOR& ITS IMPLEMENTATION ON FPGA

Abstract

Abstract:- As the efficiency andpower consumption plays an important role in electronic system design, anasynchronous design is used to reduce such challenges faced in synchronousarchitectures. The asynchronous processors have a number of advantages,especially in SoC (System on chip) including reduced crosstalk between analogand digital circuits, ease of integrating multi-rate circuits, ease ofcomponent reuse and less power consumption as well. This paper deals with thenovel design and implementation of such type of asynchronous microprocessor byusing VHDL on Xilinx ISE tool wherein it has the capability of handling evenI-Type, R-Type and Jump instructions with multiplier instruction packet.Moreover, it uses separate memory for instructions and data read-write that canbe changed at any time.

Keywords-Asynchronous design,Processor, VHDL, MIPS, Synthesis & Simulation, Instruction data path, EDATools

Full Text PDF

IMPORTANT DATES 

Submit paper at ijasret@gmail.com

Paper Submission Open For April  20212
UGC indexed in (Old UGC) 2017
Last date for paper submission 30th April, 2022
Deadline Submit Paper any time
Publication of Paper Within 01-02 Days after completing all the formalities
Paper Submission Open For Publication /online Conference 
Publication Fees  
Free for PR Students