DESIGN OF LOW POWER AND AREA EFFICIENT MULTIPLIERS USING ADVANCED GDI METHOD

Konda Bala Krishna¹, Natta Madhuri Rose²

MTECH, Assistant professor, Eluru College of Engineering & Technology, India¹
Student, Eluru College of Engineering & Technology, India²

Abstract: Today, more and more, high speed mobile computational devices and equipments are being introduced in the market. These computational devices strain and drain the battery very quickly. Researchers are making efforts to find ways and means to conserve the battery power for longer period. The core key components in these computational devices are the Multipliers to support high speed computational intensive applications in real time. Thus it becomes more important to reduce power dissipation and area in these multiplier modules as they affect the performance of the device. Several VLSI design techniques have been attempted to optimize the power and area occupied by the multiplier module, but there are very few design techniques that gives the required extensibility both in terms of power and area. In this paper a high speed, reliable and efficient multiplier VLSI module design is presented using GDI (Gate Diffusion Input) technique, addressing both power consumption and area complexity. Further, comparative study results of the proposed design over the traditional CMOS design are also presented. Detailed design steps and comparative study using Tanner simulation tool at 25nm CMOS technology is discussed. The simulation results presented show reduction in both power and area of the proposed design compared to state of art approaches.

Keywords: GDI, FA, MULT

1 INTRODUCTION

The multiplier finds its usage in practically all kinds of processing systems ranging from application specific processors dealing with an infinitely large bit width or a small scale general processor dealing with a comparably smaller subset of data. It also happens to be one of the most time-consuming digital processes and offers a good scope for improvement in terms of area, delay as well as power efficiency. The conventional hierarchical array multiplication is a simple looped method of binary multiplication in which a multiplicand is repetitively multiplied with individual bits of second multiplicand and the partial product terms are then finally added to yield the product. The process, however simple in approach and implementable hierarchically, requires extensive hardware and is also marred by a heavy adder delay. The adder delays are often tackled with complex adder systems that in turn increase the hardware requirements of the system along with the inherent delay. We aim to tackle these hurdles by using the ancient concepts of Vedic Mathematics. Out of the hundreds of theorems available in the arsenal of Vedic Mathematics, we aim to reduce the mathematical complexity of the binary multiplication process by using the Urdhva-Tiryagbyham (UT) theorem. It is basically a decimal multiplication theorem which effectively simplifies the multiplication process. The UT theorem can be easily adapted to binary process as well and can be used to reduce the circuit complexity of the multiplier. The UT theorem has been proven to reduce the delay as well as power consumption of the multipliers even in the CMOS process but we further aim to optimize the area constraints as well as the power consumption of the multiplier quite effectively by using a modified circuit for the Gate-Diffusion-Input (GDI) cells. The GDI cells offer a minimalistic technique to reduce the area or the transistor count of a design by the virtue of their capability to implement complex functions in comparably fewer transistors. The use of fewer transistors also leads to fewer switching and thereby conserves a lot of switching energy as well as delay. They also have the added advantage of being easily fabricated with slight modifications to the twin-tub CMOS process.
2. Modified GDI

The GDI design technique was introduced as a promising alternative to the CMOS logic design style of complimentarily functioning gates. Originally proposed for fabrication in Silicon on Insulator (SOI) and twin-well CMOS processes, GDI methodology allows the implementation of a wide range of complex logic functions using merely two transistors. GDI implementation of a design thus helps in reducing its overall transistor count and thereby improves area constraints of the design.

<table>
<thead>
<tr>
<th>N</th>
<th>P</th>
<th>G</th>
<th>D</th>
<th>Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>A</td>
<td>A'</td>
<td>Inverter</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>A</td>
<td>A+B</td>
<td>OR</td>
</tr>
<tr>
<td>B</td>
<td>0</td>
<td>A</td>
<td>AB</td>
<td>AND</td>
</tr>
<tr>
<td>C</td>
<td>B</td>
<td>A</td>
<td>A'B+AC</td>
<td>MUX</td>
</tr>
<tr>
<td>B'</td>
<td>B</td>
<td>A</td>
<td>A'B+AB'</td>
<td>XOR</td>
</tr>
<tr>
<td>B</td>
<td>B'</td>
<td>A</td>
<td>AB+A'B'</td>
<td>XNOR</td>
</tr>
</tbody>
</table>

Table 1: function implementation using GDI cell

The Fig. 1. shows the basic construction of a GDI cell. We have implemented our design in 180nm technology with a Wp/Wn ratio of 3. In conventional GDI cells, the gates of the PMOS & NMOS devices are shorted to yield an input G, the sources terminals are individually shorted with the substrate to yield the P&N terminals respectively for PMOS & NMOS. This simple configuration of mere two MOS devices is capable of producing many complex logic functions as shown in the TABLE 1. We thus get a general idea about how advantageous it is to use GDI cells in place of the conventional CMOS logic implementations. However, there’s a certain caveat of partial swing in GDI cells which renders them practically unusable for any cascade connection with other gates. It also leads to wild harmonics in the output signals which dissipate more power than saved. Hence, the actual utility requires a few modifications to the basic GDI cell design as evident in the Fig. 1. while the functionality remains the same.

2.1 GDI AND GATE

Fig. 2 shows the design of an AND gate based on GDI method. It requires a single GDI cell in which the source of the PMOS that is port P is connected to GND and A is given as an input to port G while port N is supplied input B.

2.2 GDI XOR GATE

Fig. 3 GDI XOR cell

The XOR gates based on GDI cells are applications of the GDI technique. As can be seen in Fig. 3, each of them requires only four transistors. Obviously, the proposed GDI XOR and XNOR gates use less transistors compared with the conventional CMOS.
counterparts. Due to some attractive features which allow improvements in design complexity, transistor counts, static power dissipation and logic level swing, research on GDI is becoming feverish in VLSI area. However, the GDI scheme suffers the defect of special CMOS process, specifically, it requires twin-well CMOS or silicon on insulator (SOI) process, which are more expensive than the standard p-well CMOS process. This challenges its applicability in many CMOS circuits.

2.3 GDI FULLADDER
The GDI XOR gate is shown as Fig. 3 where only 4 transistors are used. Compare the GDI XOR with its conventional CMOS counterpart. The transistor level implementation of GDI XOR full adder is shown in Fig. 4 and figure 5. This full adder consists of three modules—two GDI XOR gates and a multiplexer. In the worst case, Sum has 4-T delay while Cout has 3-T delay. However, due to the advantages of GDI cell, this circuit still can achieve its benefit of low power consumption. The GDI XNOR full adder which is another basic architecture of the application of GDI cells. This scheme also includes three modules. It contains two GDI XNOR gates and a multiplexer. In the worst route, Sum has 4-T delay and Cout has 3-T delay. The Sum and Cout can be calculated from (2) and (4) respectively.

Fig. 4 Block diagram of GDI Full adder

III. PROPOSED ARRAY MULTIPLIER:
Array multiplier is the simplest structure of parallel multiplier. This multiplier using the standard adds and shift operation based on ‘add and shift’ algorithms to perform a multiplication operation. The structure of 4-bit array multiplier is presented in fig. 6. The partial products generator consists of n number of ‘AND’ gates to multiply the multiplicand with each bit of the multiplier and then these partial products are shifted depending on their order and this summation operation can be performed by using full adder and a half adder. In 4x4 array multiplier, 4x4 AND gates used to generate partial products and 4x (4-2) full adders and 4 half adders used to generate.

Fig. 5 Schematic diagram of GDI Full adder

Fig. 6. 4x4 Array Multiplier

Here, the GDI based AND gates are utilized as shown in figure 3. The half adder is formed by the combination of XOR gate, AND gate. The half adder
sum will be generated by using XOR gate as shown in figure 4 and carry out will be developed by using AND gate as shown in figure 3. The Full adder utilized as shown in figure 5.

IV. SIMULATION RESULTS:
The proposed XOR, AND gates and the four low power full adders and multipliers are simulated using Tanner Tools. All the results are obtained in 25nm GDI process technology with a 1.8V supply voltage. In order to establish an impartial simulation circumstance, authors prefer the input and output patterns in Fig. 7.

Transistor count and working speed (frequency and delay) are yardsticks for the performance of GDI circuits. These are listed in TABLE II. In order to compare the four proposed full adders with the conventional multipliers. Another important standard for CMOS circuits is Power Delay product (PDP). This parameter is applied often in testing characteristics of CMOS circuits. Since, in many cases, requirements of low power and high speed cannot be accomplished simultaneously, comparisons only using these two metrics may become problematical.

Table 2: comparison with various methods

<table>
<thead>
<tr>
<th>Design</th>
<th>Power (uW)</th>
<th>Delay (pS)</th>
<th>No.of Transistors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Array Multiplier-CMOS</td>
<td>53.8</td>
<td>146</td>
<td>400</td>
</tr>
<tr>
<td>Array Multiplier-GDI</td>
<td>109</td>
<td>159</td>
<td>296</td>
</tr>
<tr>
<td>Array Multiplier-FSGDI</td>
<td>44</td>
<td>133</td>
<td>260</td>
</tr>
<tr>
<td>proposed</td>
<td>6.68</td>
<td>10</td>
<td>136</td>
</tr>
</tbody>
</table>

From the table it is observed that the proposed method consumes low power, area as well as low delay requirements.

V CONCLUSION:
The results obtained for the proposed multiplier effectively prove that the proposed multiplier design works better than the other designs in terms of all the parameters in comparison. The most prominent improvement achieved over other designs is in terms of the area or transistor count. The uses of Mod-GDI cells along with the shit and add theorem thus effectively reduces the area-constraints, marginally improves the speed of operation and also reduces the power consumption of the multiplier unit.

REFERENCES


