DESIGN OF HYBRID APPROXIMATE ADDERS FOR ENERGY-EFFFICIENT APPLICATION
Abstract
Abstarct : Adders are one of the most widely digital components in the digital integrated circuit design and are the necessary part of Digital Signal Processing (DSP) applications. With the advances in technology, researchers have tried and are trying to design adders which offer either high speed, low power consumption, less area or the combination of them. In this paper, the design of various adders such as Simple yet Accuracy Reconfigurable adders are discussed and the performance parameters of adders such as area and delay are determined and compared. Various adders are designed using Verilog in Virtex-6 FPGA devices. Then, they are simulated and synthesized using Xilinx ISE 14.2 for Virtex-6 family device with speed grade -2.
Keywords : Ripple Carry Adder; Carry Skip Adder; Carry Increment Adder; Carry Look Ahead Adder; Carry Save Adder; Carry Select Adder; Carry Bypass Adder.
Full Text PDF
IMPORTANT DATES
Submit paper at ijasret@gmail.com
Paper Submission Open For |
March 2025 |
UGC indexed in (Old UGC) |
2017 |
Last date for paper submission |
31 March 2025 |
Deadline |
Submit Paper any time |
Publication of Paper |
Within 15-30 Days after completing all the formalities |
Publication Fees |
Rs.5000 (UG student) |
Publication Fees |
Rs.6000 (PG student)
|