ISSN (Online) : 2456 - 0774

Email :

ISSN (Online) 2456 - 0774



Abstract: Today, more and more, high speed mobile computational devices and equipments are being introduced in the market. These computational devices strain and drain the battery very quickly. Researchers are making efforts to find ways and means to conserve the battery power for longer period. The core key components in these computational devices are the Multipliers to support high speed computational intensive applications in real time. Thus it becomes more important to reduce power dissipation and area in these multiplier modules as they affect the performance of the device. Several VLSI design techniques have been attempted to optimize the power and area occupied by the multiplier module, but there are very few design techniques that gives the required extensibility both in terms of power and area. In this paper a high speed, reliable and efficient multiplier VLSI module design is presented using GDI (Gate Diffusion Input) technique, addressing both power consumption and area complexity. Further, comparative study results of the proposed design over the traditional CMOS design are also presented. Detailed design steps and comparative study using Tanner simulation tool at 25nm CMOS technology is discussed. The simulation results presented show reduction in both power and area of the proposed design compared to state of art approaches.

Keywords: GDI, FA, MULT

Full Text PDF


Submit paper at

Paper Submission Open For November 2020
UGC indexed  2017-2019
Last date for paper submission 15 December , 2020
Deadline Submit Paper any time
Publication of Paper Within 01-02 Days after completing all the formalities
Paper Submission Open For online Conference 
Publication Fees(6 Authors) Rs.1000    (Up to 06 Authors)